

Reduction of common mode voltage for grid-connected multilevel inverters using fuzzy logic controller

Quang-Tho Tran, Vinh-Quan Nguyen

Faculty of Electrical and Electronics Engineering, HCM City University of Technology and Education, Ho Chi Minh City, Vietnam

Article Info

Article history:

Received Aug 12, 2022

Revised Feb 13, 2023

Accepted Feb 25, 2023

Keywords:

Cascaded multilevel inverter

Common mode voltage

Fuzzy logic controller

Phase opposition disposition

PI current controller

ABSTRACT

Cascaded multilevel three-phase inverters are increasing in industries of electric drives and renewable energy because of their large capacity and suffering from high voltage shock. However, the high magnitude of common mode voltage is one of the drawbacks. Thus, the techniques of modulation and control in these multilevel inverters significantly affect the power quality of the output voltage of inverters. This paper presents a technique using fuzzy logic technique for grid-connected cascaded multilevel 3-phase inverters. This technique has completely removed the current controllers and the conventional modulation using carriers. It also helps reduce the magnitude of common mode voltage and increase the dynamic response. Moreover, the ability to reduce harmonics and switching count also helps decrease the switching loss of inverter. The simulation results on a grid-connected cascaded 5-level 3-phase inverter have validated the effectiveness of the presented technique compared with that of the conventional method using phase opposition disposition (POD) and PI current controllers.

This is an open access article under the [CC BY-SA](#) license.



Corresponding Author:

Quang-Tho Tran

Faculty of Electrical and Electronics Engineering, HCM City University of Technology and Education

Ho Chi Minh City, Vietnam

Email: thotq@hcmute.edu.vn

1. INTRODUCTION

Cascaded multilevel three-phase inverters are increasing [1]–[8] in industries of renewable energy and electric drives [4], [9]–[13] due to their advantages such as high power capacity, the ability to provide a output voltage similar to sinusoidal waveform [14], and suffer from high voltage shock. Factors significantly affect the inverter output voltage quality consisting of the modulation method, current controllers, and phase-locked loop (PLL). Many modulation solutions have been published. However, in most these solutions, the modulated signals are directly compared with the carriers [15]–[19]. The common mode voltage (CMV) of the cascaded multilevel 3-phase inverter (CM3I) is one of the factors that need to be considered. The high magnitude of CMV negatively impacts the operation of three-phase electric motors by causing high-frequency disturbances and leakage currents [20], [21]. In grid-connected CM3I systems powered by renewable energies, the CMV generates leakage currents and injects harmonic currents into the grid [22]. Thus, there are various solutions [23]–[30] to improve the output power quality of inverters through reduced-common-mode voltage strategies. However, increasing the carrier wave frequency to reduce harmonics leads to larger memory size and higher switching count, causing increased switching loss. This also causes the switching loss to increase. While the CMV magnitude of grid-connected multilevel inverters in [31]–[33] has not been considered and evaluated quantitatively.

The fuzzy logic method has been applied in many fields of control [34]–[38]. However, in grid-connected CM3Is, it still exists some problems such as using the carrier waves for modulating and the PI current controllers for controlling [33]. These cause the dynamic response to decrease and the over-

The phase angular ωt is estimated by the PLL technique [39]–[41] and used for transformations in (1) and (4). The voltages V_α and V_β are defined as (2) and used to calculate the reference currents I_{α_ref} and I_{β_ref} as (3) basing on the reference powers. In grid-connected inverters, the PI controllers are usually used and their transfer functions as (5). Where K_p and K_i are the coefficients of the PI controllers. Then, the structure of these current controllers is also shown in Figure 2 and the POD modulation uses a control principle in Figure 3. The main circuit of one phase consists of two H bridges using IGBTs as shown in Figure 4. Where S_{xj} represents the ON/OFF state of the respective switches as (6), with the phases $x = a, b, c$. The H-bridge's top and bottom switches are represented by S_{xj1} and S_{xj2} , respectively.

$$S_{xj1} + S_{xj2} = 1; \text{ with } j = 1 \div 4 \quad (6)$$




Figure 2. Proportional integral controllers




Figure 3. Inverter control diagram




Figure 4. Main circuit diagram of phase A

The switching states of transistors of one phase are shown in Table 1. Where $n = 5$ is the level number of inverters and the voltages of dc sources have the same values, 5 levels of output voltage are $-2V_{dc}$, $-1V_{dc}$, 0 , $+1V_{dc}$, and $+2V_{dc}$ respectively. The inverter control scheme depicted in Figure 3 utilizes $Vr0$, a control signal with a magnitude ranging from -1 to $+1$, and $G(t)$, a signal normalized to the inverter levels defined in (7). V_c is the carrier and S_{xj} is the state of switches described in Table 1.

$$G(t) = (Vr0(t) + 1) \frac{n-1}{2} \quad (7)$$

$$L_x = \begin{cases} n-2, & \text{if } G(t) \geq n-2 \\ \text{fix}(G(t)), & \text{otherwise} \end{cases} \quad (8)$$

$$CMV = \frac{V_a + V_b + V_c}{3} \quad (9)$$

Table 1. Phase A switching states of switches

n	Sa1	Sa2	Sa3	Sa4	Output voltage
1	0	1	0	1	$-2 V_{dc}$
2	0	1	0	0	$-V_{dc}$
3	0	0	0	0	0
4	1	0	0	0	$+V_{dc}$
5	1	0	1	0	$+2 V_{dc}$

In the control diagram, R_x and L_x are the two components of the voltage $G(t)$, ($x = a, b, c$). Where $0 \leq L_x \leq n-2$ is the integer of the signal $G(t)$ and calculated as (8) and $0 \leq R_x \leq 1$ is the remainder after division. The modulation technique POD using carriers for a 5-level inverter is also shown in Figure 5. Where the control signal $G(t)$ has a fundamental frequency of 50 Hz and the carrier has a frequency of 2 kHz. The POD modulation method of 5-level inverter gives the common mode voltage CMV as (9) and as $V_{dc}/3$. These voltage waveforms V_x are measured at the inverter output.




Figure 7. Proposed fuzzy controller




Figure 8. Inputs of fuzzy controller (a) input 1 and (b) input 2

4. RESULTS AND DISCUSSION

The parameters for simulation system are shown in Table 3 with the step change of reference powers in Figure 9 in three intervals of time, 0-0.3 s, 0.3-0.6 s, and 0.6-0.9 s. The two method results are shown in Figures 10-14. The voltage waveforms in Figures 10 and 11 showed the CMV of proposed fuzzy method is equal to that of the PI-POD method and as $V_{dc}/3$. However, the switching count of the fuzzy technique is less than that in Figure 12 of the PI-POD method. In addition, the phase current THD values of the proposed method in Figures 13(d)-13(f), as 3.08%, 5.88%, and 5.37%, are also lower than those of the PI-POD method in Figures 13(a)-13(c), as 3.34%, 7.17%, and 5.77% respectively. Moreover, the magnitudes of individual harmonic in PI-POD method in Figures 13(a)-13(c), up to 2.05%, 4.2%, and 3.3%, are always higher those of the fuzzy method in Figures 13(d)-13(f), only as 1.4%, 3.05%, and 2.2% respectively. This also helps the power ripples injected into the grid of the proposed method in Figure 14 less than those of the PI-POD method. The power responses in Figures 14(a) and 14(b) also showed that the fuzzy method offers better dynamics and smaller over-shoots/under-shoots.

Table 3. System parameters

Description	Value
Grid source voltage	3*380 V
Grid fundamental frequency f	50 Hz
Grid source resistor and inductor R_s, L_s	0.01 Ω , 0.1 mH
Resistor and inductor of filter R_i, L_i	0.01 Ω , 3 mH
Capacitor of filter C_f	1 micro Fara
DC voltage V_{dc}	160 V
Coefficients of PI controller K_p, K_i	0.15, 20
Carrier frequency of POD f_c	2 kHz
Rated reference active power P_{ref}	20 kW
Rated reference reactive power Q_{ref}	5 kVar
Time constant of low-pass filter	0.2 ms
Constant C	0.5




Figure 9. Reference powers




Figure 10. Phase voltages and CMV of POD (a) waveforms and (b) waveforms zoomed in 0.54-0.6 s




Figure 11. Phase voltage and CMV of fuzzy method (a) waveforms and (b) waveforms zoomed in 0.54-0.6 s




Figure 12. The number of commutations in fundamental periods




Figure 13. Spectrum of phase current A injected into the grid (a)-(c) POD method and (d)-(f) fuzzy method




Figure 14. Power responses injected into the grid (a) active powers and (b) reactive powers

5. CONCLUSION

This paper has proposed a technique for controlling the grid-connected CM3Is using fuzzy logic technique to reduce the CMV. This technique also helps the CM3Is reduce the switching count and the current harmonics injected into the grid. The proposed method does not use carriers, the PI current controllers, and PLL. This can provide a better dynamic response. The simulation results have confirmed the effectiveness of the proposed method in the grid-connected system of cascaded 5-level 3-phase inverter compared with that of the method using carriers of POD and the PI current controllers.

ACKNOWLEDGEMENT

This work belongs to the project grant No: T2022-61 funded by Ho Chi Minh City University of Technology and Education, Vietnam.




REFERENCES

- [1] M. M. Hasan, A. Abu-Siada, S. M. Islam, and M. S. A. Dahidah, "A new cascaded multilevel inverter topology with galvanic isolation," *IEEE Trans. Ind. Appl.*, vol. 54, no. 4, pp. 3463–3472, 2018, doi: 10.1109/TIA.2018.2818061.
- [2] M. D. Siddique, S. Mekhilef, N. M. Shah, and M. A. Memon, "Optimal design of a new cascaded multilevel inverter topology with reduced switch count," *IEEE Access*, vol. 7, pp. 24498–24510, 2019, doi: 10.1109/ACCESS.2019.2890872.
- [3] J. Zeng *et al.*, "Dynamic space vector based discontinuous PWM for three-level inverters," *Int. J. Electr. Power Energy Syst.*, vol. 117, no. October 2019, p. 105638, 2020, doi: 10.1016/j.ijepes.2019.105638.
- [4] M. Sujatha and A. K. Parvathy, "Improved reliable multilevel inverter for renewable energy systems," *Indones. J. Electr. Eng. Comput. Sci.*, vol. 14, no. 3, pp. 1141–1147, 2019, doi: 10.11591/ijeecs.v14.i3.pp1141-1147.
- [5] T. T. Nguyen, "The multilevel inverter with clamped-diode," *Indones. J. Electr. Eng. Comput. Sci.*, vol. 14, no. 3, pp. 1189–1195, 2019, doi: 10.11591/ijeecs.v14.i3.pp1189-1195.
- [6] M. Rasheed, R. Omar, M. Sulaiman, and W. A. Halim, "Particle swarm optimisation (PSO) algorithm with reduced number of switches in multilevel inverter (MLI)," *Indones. J. Electr. Eng. Comput. Sci.*, vol. 14, no. 3, pp. 1114–1124, 2019, doi: 10.11591/ijeecs.v14.i3.pp1114-1124.
- [7] D. Selvabharathi *et al.*, "Simulation of zeta converter based 3-level NPC inverter with PV system," *Indones. J. Electr. Eng. Comput. Sci.*, vol. 12, no. 1, pp. 1–6, 2018, doi: 10.11591/ijeecs.v12.i1.pp1-6.
- [8] J. R. Rahul and K. Annamalai, "Multistring seven-level quasi Z-source based asymmetrical inverter," *Indones. J. Electr. Eng. Comput. Sci.*, vol. 15, no. 1, pp. 88–94, 2019, doi: 10.11591/ijeecs.v15.i1.pp88-94.
- [9] M. Abbes, J. Belhadj, and A. Ben Abdelghani Bennani, "Design and control of a direct drive wind turbine equipped with multilevel converters," *Renew. Energy*, vol. 35, no. 5, pp. 936–945, 2010, doi: 10.1016/j.renene.2009.10.021.
- [10] N. A. Rahim, J. Selvaraj, and C. Krishnadina, "Five-level inverter with dual reference modulation technique for grid-connected PV system," *Renew. Energy*, vol. 35, no. 3, pp. 712–720, 2010, doi: 10.1016/j.renene.2009.08.021.
- [11] M. E. Ahmad, A. H. Numan, and D. Y. Mahmood, "Enhancing performance of grid-connected photovoltaic systems based on three-phase five-level cascaded inverter," *Int. J. Power Electron. Drive Syst.*, vol. 12, no. 4, pp. 2295–2304, 2021, doi: 10.11591/ijpeds.v12.i4.pp2295-2304.
- [12] M. Setti and M. Cherkaoui, "Low switching frequency modulation for generalized three-phase multilevel inverters geared toward grid codes compliance," *Int. J. Power Electron. Drive Syst.*, vol. 12, no. 4, pp. 2349–2357, 2021, doi: 10.11591/ijpeds.v12.i4.pp2349-2357.
- [13] L. Nanda, C. Jena, A. Pradhan, and B. Panda, "A proposed asymmetrical configuration of cascaded multilevel inverter topology for high level generation," *Int. J. Power Electron. Drive Syst.*, vol. 13, no. 1, pp. 289–297, 2022, doi: 10.11591/ijpeds.v13.i1.pp289-297.
- [14] A. K. Panda and Y. Suresh, "Research on cascade multilevel inverter with single DC source by using three-phase transformers," *Int. J. Electr. Power Energy Syst.*, vol. 40, no. 1, pp. 9–20, 2012, doi: 10.1016/j.ijepes.2011.12.012.
- [15] H. J. Kim, H. D. Lee, and S. K. Sul, "A new PWM strategy for common-mode voltage reduction in neutral-point-clamped inverter-fed ac motor drives," *IEEE Trans. Ind. Appl.*, vol. 37, no. 6, pp. 1840–1845, 2001, doi: 10.1109/28.968199.
- [16] A. K. Gupta and A. M. Khambadkone, "A space vector modulation scheme to reduce common mode voltage for cascaded multilevel inverters," *IEEE Trans. Power Electron.*, vol. 22, no. 5, pp. 1672–1681, 2007, doi: 10.1109/TPEL.2007.904195.
- [17] H. Zhang, A. Von Jouanne, S. Dai, A. K. Wallace, and F. Wang, "Multilevel inverter modulation schemes to eliminate common-mode voltages," *IEEE Trans. Ind. Appl.*, vol. 36, no. 6, pp. 1645–1653, 2000, doi: 10.1109/28.887217.
- [18] P. C. Loh, D. G. Holmes, Y. Fukuta, and T. A. Lipo, "Reduced common-mode modulation strategies for cascaded multilevel inverters," *IEEE Trans. Ind. Appl.*, vol. 39, no. 5, pp. 1386–1395, 2003, doi: 10.1109/TIA.2003.816547.
- [19] M. Rasheed, R. Omar, M. Sulaiman, and W. A. Halim, "A modified cascaded h-bridge multilevel inverter based on particle swarm optimisation (PSO) technique," *Indones. J. Electr. Eng. Comput. Sci.*, vol. 16, no. 1, pp. 41–51, 2019, doi: 10.11591/ijeecs.v16.i1.pp41-51.
- [20] D. Busse, J. Erdman, R. J. Kerkman, D. Schlegel and G. Skibinski, "Bearing currents and their relationship to PWM drives," in *IEEE Transactions on Power Electronics*, vol. 12, no. 2, pp. 243–252, March 1997, doi: 10.1109/63.558735.
- [21] Yaskawa Electric America Inc., "Application Note Motor Bearing Current Phenomenon Rev : 08-08." pp. 1–9, 2008, [Online]. Available: <https://www.yaskawa.com/downloads/search-index/details?showType=details&docnum=AN.AFD.17>.
- [22] C. C. Hou, C. C. Shih, P. T. Cheng, and A. M. Hava, "Common-mode voltage reduction pulsewidth modulation techniques for three-phase grid-connected converters," *IEEE Trans. Power Electron.*, vol. 28, no. 4, pp. 1971–1979, 2013, doi: 10.1109/TPEL.2012.2196712.
- [23] J. Rodríguez, J. Pontt, P. Correa, P. Cortés, and C. Silva, "A new modulation method to reduce common-mode voltages in multilevel inverters," *IEEE Trans. Ind. Electron.*, vol. 51, no. 4, pp. 834–839, 2004, doi: 10.1109/TIE.2004.831735.
- [24] P. C. Loh, D. G. Holmes, Y. Fukuta, and T. A. Lipo, "A reduced common mode hysteresis current regulation strategy for multilevel inverters," *IEEE Trans. Power Electron.*, vol. 19, no. 1, pp. 192–200, 2004, doi: 10.1109/TPEL.2003.820539.
- [25] A. M. Hava and E. Ün, "Performance analysis of reduced common-mode voltage PWM methods and comparison with standard PWM methods for three-phase voltage-source inverters," *IEEE Trans. Power Electron.*, vol. 24, no. 1, pp. 241–252, 2009, doi: 10.1109/TPEL.2008.2005719.




- [26] V. Naumanen, J. Korhonen, J. Luukko, and P. Silventoinen, "Multilevel inverter modulation method to reduce common-mode voltage and overvoltage at the motor terminals," in *2010 IEEE 26th Convention of Electrical and Electronics Engineers in Israel, IEEEI 2010*, 2010, pp. 296–300, doi: 10.1109/IEEEI.2010.5662221.
- [27] T. S. Yin, P. Ehkan, S. V. Siew, L. C. Yuen, and M. N. M. Warip, "FPGA implementation of real time string colour detection," *Indones. J. Electr. Eng. Comput. Sci.*, vol. 6, no. 1, pp. 139–147, 2017, doi: 10.11591/ijeecs.v6.i1.pp1-8.
- [28] I. H. Shanono, N. R. H. Abdullah, and A. Muhammad, "Five-level single source voltage converter controlled using selective harmonic elimination," *Indones. J. Electr. Eng. Comput. Sci.*, vol. 12, no. 3, pp. 924–932, 2018, doi: 10.11591/ijeecs.v12.i3.pp924-932.
- [29] Suroso, D. T. Nugroho, A. N. Azis, and T. Noguchi, "Simplified five-level voltage source inverter with level-phase-shifted carriers based modulation technique," *Indones. J. Electr. Eng. Comput. Sci.*, vol. 13, no. 2, pp. 461–468, 2019, doi: 10.11591/ijeecs.v13.i2.pp461-468.
- [30] J. D. Tan, S. P. Koh, S. K. Tiong, K. Ali, and A. Abdalla, "Fuzzy logic enhanced direct torque control with space vector modulation," *Indones. J. Electr. Eng. Comput. Sci.*, vol. 11, no. 2, pp. 704–710, 2018, doi: 10.11591/ijeecs.v11.i2.pp704-710.
- [31] H. S. Hamad, "Implementation of the conventional seven-level single-phase symmetrical cascaded H-bridge MLI based on PSIM," *Int. J. Power Electron. Drive Syst.*, vol. 11, no. 1, pp. 169–177, 2020, doi: 10.11591/ijpeds.v11.i1.pp169-177.
- [32] A. Hiendro, I. Yusuf, Junaidi, F. Trias Pontia Wigiyanto, and Y. M. Simanjuntak, "Optimization of SHEPWM cascaded multilevel inverter switching patterns," *Int. J. Power Electron. Drive Syst.*, vol. 11, no. 3, pp. 1570–1578, 2020, doi: 10.11591/ijpeds.v11.i3.pp1570-1578.
- [33] L. Abdelhak, B. Anas, B. Jamal, and E. O. Mostafa, "Optimized control of three-phase inverters to minimize total harmonic distortion in a grid-connected photovoltaic system," *Int. J. Power Electron. Drive Syst.*, vol. 13, no. 4, p. 2255, 2022, doi: 10.11591/ijpeds.v13.i4.pp2255-2268.
- [34] A. Wang, L. Liu, J. Qiu, and G. Feng, "Event-triggered robust adaptive fuzzy control for a class of nonlinear systems," *IEEE Trans. Fuzzy Syst.*, vol. 27, no. 8, pp. 1648–1658, 2019, doi: 10.1109/TFUZZ.2018.2886158.
- [35] Z. You, H. Yan, H. Zhang, S. Chen, and M. Wang, "Fuzzy-dependent-switching control of nonlinear systems with aperiodic sampling," *IEEE Trans. Fuzzy Syst.*, vol. 29, no. 11, pp. 3349–3359, 2021, doi: 10.1109/TFUZZ.2020.3018552.
- [36] B. Liang, S. Zheng, C. K. Ahn, and F. Liu, "Adaptive fuzzy control for fractional-order interconnected systems with unknown control directions," *IEEE Trans. Fuzzy Syst.*, vol. 30, no. 1, pp. 75–87, 2022, doi: 10.1109/TFUZZ.2020.3031694.
- [37] L. Suganthi, S. Iniyar, and A. A. Samuel, "Applications of fuzzy logic in renewable energy systems - A review," *Renew. Sustain. Energy Rev.*, vol. 48, pp. 585–607, 2015, doi: 10.1016/j.rser.2015.04.037.
- [38] T. Logeswaran, A. Senthilkumar, and P. Karuppusamy, "Adaptive neuro-fuzzy model for grid-connected photovoltaic system," *Int. J. Fuzzy Syst.*, vol. 17, no. 4, pp. 585–594, 2015, doi: 10.1007/s40815-015-0078-4.
- [39] L. Hadjidemetriou, E. Kyriakides, and F. Blaabjerg, "Synchronization of grid-connected renewable energy sources under highly distorted voltages and unbalanced grid faults," *IECON Proc. (Industrial Electron. Conf.)*, pp. 1887–1892, 2013, doi: 10.1109/IECON.2013.6699419.
- [40] L. Hadjidemetriou, E. Kyriakides, and F. Blaabjerg, "A robust synchronization to enhance the power quality of renewable energy systems," *IEEE Trans. Ind. Electron.*, vol. 62, no. 8, pp. 4858–4868, 2015, doi: 10.1109/TIE.2015.2397871.
- [41] G. De Donato, G. Scelba, G. Borocci, F. Giulii Capponi, and G. Scarcella, "Fault-decoupled instantaneous frequency and phase angle estimation for three-phase grid-connected inverters," *IEEE Trans. Power Electron.*, vol. 31, no. 4, pp. 2880–2889, 2016, doi: 10.1109/TPEL.2015.2445797.
- [42] V. Nguyen and Q. Tran, "Common mode voltage reduction of cascaded multilevel inverters using carrier frequency modulation," *Int. J. Electron.*, vol. 00, no. 00, pp. 1–28, 2021, doi: 10.1080/00207217.2021.1969437.
- [43] V. Nguyen and Q.-T. Tran, "Reduction of common mode voltage for cascaded multilevel inverters using phase shift keying technique," *Indones. J. Electr. Eng. Comput. Sci.*, vol. 21, no. 2, pp. 691–706, 2021, doi: 10.11591/ijeecs.v21.i2.pp691-706.

BIOGRAPHIES OF AUTHORS



Quang-Tho Tran    received his M. E. degree in Electrical Engineering from HCM city University of Technology, VNU-HCMC, Vietnam, in 2003; and his Ph. D degree in Electrical Engineering from HCM-UTE, Vietnam. He is currently working as a lecturer in Faculty of Electrical and Electronics Engineering, HCM city University of Technology and Education. His research interests include electric drives, DC-AC inverters, and renewable energy conversion. He can be contacted at email: thotq@hcmute.edu.vn.



Vinh-Quan Nguyen    was born in Vietnam, in 1963. He received his M. E. degree in Automation from HCM city University of Technology, VNU-HCMC, Vietnam, in 2011. He had also received the Ph. D. degree in Power systems from HCM city University of Technology, VNU-HCMC, Vietnam, in 2020. He is currently working as a lecturer in Faculty of Electrical and Electronics Engineering, HCM city University of Technology and Education. His research interests are circuit design, power electronics control, and embedded systems. He can be contacted at email: quannv@hcmute.edu.vn.